

# Constant Current Control for DC-DC Converters


- Introduction ..... 1
- Theory of Operation ..... 1
- Power Limitations ..... 1
- Voltage Loop Stability ..... 2
- Current Loop Compensation ..... 3
- Current Control Example ..... 5
  - Battery Charger Circuit Description ..... 5
  - Component Values ..... 6
  - VI-200 / VI-J00 Converters ..... 9

## Introduction

Vicor's VI-200/VI-J00 and Maxi, Mini and Micro family DC-DC converters are voltage regulating devices, but their wide trim range makes it possible to use them as efficient high-power current sources. Current regulation can be implemented through the addition of an external control loop and current-sense resistor. Such a design must take into account the power limitations of the DC-DC converter and must ensure the stability of the converter's voltage loop. In addition to these considerations, this application note covers compensation of the external current-control loop and a design example for a simple battery charger.

## Theory of Operation

Figure 1 shows a current control configuration for applications requiring basic constant current control. The error amplifier compares the reference voltage to the voltage across the shunt resistor and pulls down the converter SC pin until they are equal. The error amplifier is compensated to stabilize this feedback loop.



**Figure 1** — Current control block diagram

The pull up / down network ( $R_u$ ,  $R_d$  and  $R_s$ ) allows the error amplifier to vary the output of the converter by trimming the SC/TRIM pin while keeping the pin from being driven too high or too low.


The diode in series with the positive lead isolates the output of the converter in the event of a failure. It is required when the load can store significant energy, e.g., with a battery or capacitor.

Circuit  $V_{cc}$  can be provided externally or generated directly from the module output using a regulator. The latter option may require that the minimum voltage at the output for the converter be increased.

## Power Limitations

Maxi, Mini and Micro modules can be trimmed from 10% to 110% of their nominal output voltages. The trim range for the VI-200 / VI-J00 family is 50% to 110% for most modules. These trim restrictions bound the load impedances for which the module can maintain constant current.

Figure 2 shows the Safe Operation Area (SOA) of a Maxi, Mini or Micro converter. A properly designed current source will operate on a horizontal line inside this area.



**Figure 2** — Maxi, Mini and Micro safe operating area

From 10% to 100%  $V_{nom}$  maximum output power is determined by the maximum current rating of the converter ( $I_{max}$ ). This current rating is fixed and does not increase as the output voltage of the converter decreases. For output voltages above  $V_{nom}$  the output current must be reduced to comply with the maximum power rating of the converter. Modules must not be trimmed above 110%  $V_{nom}$  as this can damage the converter.

Vicor converters have an internal current limit designed to reduce the risk of damage to the module during a fault condition. This limit should not be used as part of normal operation because the converter may be driven into an overpower condition or unstable operation. Trimming down a converter cannot fully protect against overcurrent because there is a limit to the percentage by which the output voltage can be reduced. This requires that an external circuit be implemented for loads that do not have lower bounds on their impedance.


Similarly, the converter output overvoltage protection function is meant to protect it in the event of a failure and should not be intentionally activated. VI-J00 converters do not have OVP.

## Voltage Loop Stability

No DC-DC converter will be inherently stable for every load, and compensation must be optimized using assumptions about the load. This is important for the current-source designer because typical loads for a current source such as large capacitors may place excessive demands on the internal compensation of the converter voltage loop.

Large capacitors with low ESR at the output of a converter can modify the voltage loop enough to degrade phase margin and even cause oscillation. For the converter internal voltage loop to remain stable, the load impedance must have a minimum real component; see Figure 3. Contributions to this real component include lead/trace resistance, capacitor or battery ESR, diode forward resistance and any current-sense resistor.

The best way to find the minimum value for this resistive term is the use of a network analyzer to verify ample phase margin with the load and series resistance in place. For Maxi, Mini and Micro converters use 5% of the minimum load resistance (Minimum Series Resistance =  $R_{FullLoad} \times 0.05$ ) as a starting value for minimum series resistance for the module.



**Figure 3** — Placement of real impedance

For example, a 250 W converter with 28 V output will be at full load with 3.1  $\Omega$  at the output. Thus, a good first choice of cumulative series resistance is:

$$\frac{(28 \text{ V})^2}{250 \text{ W}} \times 0.05 = 157 \text{ m}\Omega$$

Many factors affect stability including load, line and circuit parasitics. This makes application-specific testing essential.


If a network analyzer is not available or it is impossible to break the voltage loop, a step response can be used to assess stability. With large capacitors in place, voltage perturbations on the output will be hard to detect. A better method is to use a current probe to look at the current at the output of the module; see Figure 3. Excessive low frequency ringing or oscillations in the module output current after a load current step indicates poor stability. Contact Vicor Applications Engineering with further questions on driving capacitive loads.

Trimming down a module under light load can also degrade stability. If a module is trimmed below 90% of its nominal output voltage a preload may be required to ensure stability as shown in Figure 2 (SOA curve). For information on active preloads see the Vicor application note *“Wide Range Trimming with Variable Loads”*.

## Current Loop Compensation


Once the voltage loop of the converter displays good stability, a current control loop can be designed. Compensating the current loop involves decreasing the overall loop gain such that phase shift has not become excessive at the unity gain point.

An important consideration when choosing current-loop compensation is the limitations of the DC-DC converter's voltage control loop. To illustrate this, Bode plots for Maxi and Mini modules can be taken by breaking the feedback loop between +OUT and +S and injecting a stimulus: Figure 4. The voltage-loop response can then be measured as the ratio of the test phasor at +Out to the reference phasor at the +S pin.




**Figure 4** — Bode plot measurement setup

Most Maxi, Mini and Micro converters have a zero dB crossover point between 3 to 30 kHz that varies with line and load. For example, bode plots for a V48B12C250B are shown in Figures 5 and 6 for 100% load and 10 % load respectively.



**Figure 5** — V48B12C250B Bode plot 100% load,  $I_L = 20.8 \text{ A}$ ,  $V_{in} = 48 \text{ V}$



**Figure 6** — V48B12C250B Bode plot 10% load,  $I_L = 2.1 \text{ A}$ ,  $V_{in} = 48 \text{ V}$

Control loops that contain an internal loop should have a bandwidth well below the internal loop crossover frequency so that the two loops do not interact. Figure 8 shows a response from the same converters SC pin to the output voltage taken using the setup in Figure 7.




Figure 7 — Trim response measurement setup

At frequencies inside the converter bandwidth the gain is equal to  $V_{nom} / 1.23 \text{ V}$  while outside the bandwidth the response quickly deteriorates. An external current loop that uses the SC pin should operate well within this constant gain region.




Figure 8 — V48B12C250B SC to  $V_{oub}$ ,  $I_L = 1.8 \text{ A}$ ,  $C_L = 0$ ,  $V_{in} = 48 \text{ V}$

Load impedance will affect the converter crossover frequency. Figure 9 shows the same plot but with a large capacitor at the output of the converter causing the region of flat gain and low phase displacement to drop to a much lower frequency.

The loop response will also be affected by the filter formed by the load impedance and the current-sense resistor. This will cause gain and phase change to the loop that will depend on the application.




Figure 9 — V48B12C250B SC to  $V_{oub}$ ,  $I_L = 1.8 \text{ A}$ ,  $C_L = 10,000 \text{ uF}$ ,  $V_{in} = 48 \text{ V}$




Figure 10— Internal connection of SC pin of Maxi and Mini Converters

**NOTE:** An additional restriction on loop bandwidth results because the output of the converter can only source current, so any decrease in voltage is limited by the RC time constant of the load resistance and capacitance. This will result in nonlinearities for signals that change more rapidly than this RC discharge time. This is especially important at light loads.

Practically, this type of current controller is limited to relatively low bandwidth applications due to phase shift caused by the DC-DC converter control loop, RC discharge nonlinearity, load impedance, and capacitance internal to the SC pin in Figure 10.

For these low-bandwidth applications a single-pole compensation scheme is adequate. This should be configured such that it has a crossover below the frequency where significant phase shift enters the loop. It can then be optimized using network analyzer or load step responses. For designs with complex loads and strict transient requirements, more complicated compensation may be required.

## Current Control Example

The following example covers the component selection for a simple lead-acid battery charger using a DC-DC converter brick. The schematic for this charger is shown in Figure 11.

**NOTE: A redundant control or monitoring circuit must be included if failure of the charger or its control circuit will result in uncontrolled charging of the battery. Many new battery types are sensitive to these conditions and may result in fire or explosion.**

### Battery Charger Circuit Description




Figure 11 — Battery charger schematic

Ref. Des.	Value	Rating
R <sub>1</sub>	2.32 kΩ	0.25 W
R <sub>2</sub>	0.05 Ω	2.0 W
R <sub>3</sub>	20 kΩ	0.25 W
R <sub>4</sub>	80.6 kΩ	0.25 W
R <sub>5</sub>	1 kΩ	0.25 W
R <sub>6</sub>	1.62 kΩ	0.25 W
R <sub>7</sub>	787 Ω	0.5 W
R <sub>8</sub>	453 Ω	0.25 W
R <sub>9</sub>	12.7 kΩ	0.25 W
R <sub>10</sub>	49.9 kΩ	0.25 W
R <sub>11</sub>	14.7 kΩ	0.25 W
C <sub>1</sub>	0.47 μF	16 V
C <sub>2</sub>	0.68 μF	16 V
C <sub>3</sub>	470 pF	100 V
D <sub>1</sub>	Vishay MBR1045 Schottky Rectifier	10 A, 45 V
D <sub>2</sub>	NXP 1PS76SB10 Schottky Diode	200 mA, 30 V
U <sub>1</sub>	National LM10 Op Amp and Reference	-
U <sub>2</sub>	TI TLV431 Shunt Regulator	-
-	Vicor V48B15C250B DC-DC Converter	15 V, 250 W

Table 1 — BOM for 12 V, 5 A charger using V48B15C250B

The heart of this circuit is an LM10 (U<sub>1</sub>) that provides an operational amplifier (op-amp), 0.2 V reference and reference buffer in a single package. The op-amp (U<sub>1A</sub>) functions as the error amplifier and is configured as an integrator using C<sub>1</sub> and R<sub>1</sub>. The internal reference voltage is scaled up by R<sub>3</sub> and R<sub>4</sub> to establish the desired voltage at the non-inverting op-amp input. If a reference lower than 0.2 V is required, R<sub>3</sub> and R<sub>4</sub> can be replaced by a resistive divider at the output of the reference buffer (U<sub>1B</sub>).

To control load current, the reference voltage is compared with the Kelvin-sensed voltage across the current-sense resistor R<sub>2</sub>. U<sub>1A</sub> drives the cathode of Schottky diode D<sub>2</sub> to trim the module output until the two signals are equal. R<sub>10</sub> allows C<sub>1</sub> to completely discharge when voltage is removed from the circuit to establish initial conditions.

D<sub>2</sub> prevents the op-amp from overdriving the SC pin, while its low forward voltage improves the output-voltage range of the source. For Maxi, Mini and Micro converters this diode should be chosen so that its reverse leakage is less than roughly 125 μA over temperature, or a 10% trim up of the module. Reverse leakage should be less than 25 μA for VI-200 / VI-J00 converters.

As the battery state of charge increases, the battery voltage levels off to a constant float voltage. R<sub>9</sub> reduces the maximum output voltage of the converter thereby setting the float voltage. R<sub>8</sub> and the forward voltage of D<sub>2</sub> set the minimum current source voltage. This determines the minimum load impedance the source can safely drive.

For loop compensation to be effective, the circuit must be referenced directly at the converter –S pin to avoid ground bounce from feeding into the SC pin and degrading loop stability. For Micro modules, which do not have remote sense pins, it is mandatory that the shunt be placed directly at the –OUT pin. Placing the shunt close to the –OUT lead is good practice for all converters, and it is especially important when driving loads such as large capacitors that place higher demand on a converter’s remote sensing capability.

The op-amp and reference are supplied from the output of the converter via a shunt regulator (U<sub>2</sub>) that is programmed to provide a 2 V rail.

Diode D<sub>1</sub> is included for fault protection and to prevent the battery from driving the circuit when the charger is off.

## Component Values

The following example illustrates how to configure this circuit for the required charge rate and float voltage. Consider a 12 V, 50 A hour battery that will be charged at a C/10 rate or 5 A. The selected float voltage is 13.4 V. The circuit will be implemented using the V48B15C250B Mini module.

### Calculating R<sub>1</sub>

Because transient response is not critical in charger applications, R<sub>1</sub> should be chosen such that the integrator crossover frequency is well below the point where the feedback loop sees significant phase shift. Setting this frequency at 200 Hz is a good starting value.

For this example, contributions to loop gain are approximated as follows:

$$G_{\text{loop}} = G_{\text{SC}} + G_{\text{pulldown}} + G_{\text{load}} + G_{\text{comp}}$$

Where G<sub>SC</sub> is the gain from the SC pin to the converter output and is given by:

$$G_{\text{SC}} = 20 \log \left( \frac{V_{\text{nom}}}{V_{\text{ref}}} \right) = 20 \log \left( \frac{15 \text{ V}}{1.23 \text{ V}} \right) = 21.72 \text{ dB}$$

Gain from the op-amp output to the SC pin is G<sub>pulldown</sub> and is given by:

$$G_{\text{pulldown}} = 20 \log \left( \frac{R_9 \parallel R_{\text{SC}}}{R_8 + R_9 \parallel R_{\text{SC}}} \right) = 20 \log \left( \frac{12.7 \text{ k}\Omega \parallel 1 \text{ k}\Omega}{453 \Omega + 12.7 \text{ k}\Omega \parallel 1 \text{ k}\Omega} \right) = -3.45 \text{ dB}$$

G<sub>load</sub> is the attenuation of the load/shunt filter and is given by:

$$G_{\text{load}} = 20 \log \left( \frac{R_2}{Z_{\text{load}} + R_2} \right) = 20 \log \left( \frac{0.05 \Omega}{0.30 \Omega} \right) = -15.56 \text{ dB}$$

where the battery small signal impedance is estimated as 0.25 Ω based on a current voltage curve.

This assumes the battery impedance is predominantly resistive at these low frequencies.

Compensation gain, G<sub>comp</sub>, is given by:

$$G_{\text{comp}} = 20 \log \left( \frac{1}{2\pi f R_1 C_1} \right)$$

To attain the required crossover frequency, system gain must be equal to unity at the selected frequency. This can be achieved by first setting G<sub>loop</sub> equal to 0 dB in the equation for loop gain and then solving for the compensation:

$$G_{\text{comp}} = -(G_{\text{SC}} + G_{\text{pulldown}} + G_{\text{load}})$$

$$20 \log \left( \frac{1}{2\pi f R_1 C_1} \right) = -(21.72 \text{ dB} - 3.45 \text{ dB} - 15.56 \text{ dB})$$


$$\frac{1}{2\pi f R_1 C_1} = 0.732$$

so choosing C<sub>1</sub> as 0.47 μF yields


$$R_1 = \frac{1}{2\pi f C_1 (0.732)} = \frac{1}{2\pi (200 \text{ Hz})(0.47 \mu\text{F})(0.732)} = 2.31 \text{ k}\Omega$$

The closest 1% standard value is 2.32 kΩ.

A loop response for a charger with this configuration is shown in Figure 12 and displays good phase margin well above 45°. The 15% error from the calculated crossover frequency is within the tolerance of the integrator capacitor. Time domain analysis also reveals a very stable system as shown in the well-damped step response of Figure 13.



**Figure 12** — 12 V battery charger loop response with V48B15C250B,  $I_{charge} = 5\text{ A}$



**Figure 13** — Battery charger step response with V48B15C250B, 1.5 Ω to 2.2 Ω steps

### Calculating $R_2$

Because batteries can act as large capacitors, it is necessary to choose a shunt that will stabilize the module voltage loop. For this converter the suggested starting series resistance is:

$$\frac{V_{nom}^2}{P_{out}} \times 0.05 = \frac{(15\text{ V})^2}{250\text{ W}} \times 0.05 = 45\text{ m}\Omega$$

Once this shunt is large enough to stabilize the voltage loop, the selection of the sense resistor involves a tradeoff between current set point accuracy and power dissipation. For the configuration in Figure 7, accuracy will depend on the ratio of the op-amp offset voltage (2 mV maximum for the LM10) to the voltage across the shunt. If high accuracy and low dissipation are required, a low offset op-amp can be used to preamplify the low-level signal from the shunt.

For example, choosing a 50 mΩ shunt and configuring the circuit for a 5 A charge current will put 250 mV across the shunt. If  $R_3$  and  $R_4$  are 1% resistors the reference will be accurate to about 6% for an overall accuracy of:

$$0.06 + \frac{V_{os}}{V_{shunt}} = 0.06 + \frac{2\text{ mV}}{250\text{ mV}} = 6.8\%$$

Thus, offset errors are not significant with  $R_2 = 50\text{ m}\Omega$ . Power dissipation for this resistor is then given by:

$$P_{R2} = R_2(I_{charge})^2 = (50\text{ m}\Omega)(5\text{ A})^2 = 1.25\text{ W}$$

### Calculating $R_3$ and $R_4$

The selection  $R_3$  and  $R_4$  is based on attaining the proper reference voltage at the non-inverting input of  $U_{1A}$ . By setting  $R_3$  as 20 kΩ  $R_4$  can be calculated as:

$$R_4 = R_3 \left( \frac{V_{ref, LM10}}{V_{ref} - V_{ref, LM10}} \right) = 20\text{ k}\Omega \left( \frac{0.2\text{ V}}{0.25\text{ V} - 0.2\text{ V}} \right) = 80\text{ k}\Omega$$

where:

$V_{ref}$  is voltage at  $U_{1A}$  non-inverting input ( $V_{ref} = R_2 I_{charge} = 50\text{ m}\Omega \times 5\text{ A} = 0.25\text{ V}$ )

$V_{ref, LM10}$  is internal reference voltage of LM10 (200 mV typ.)

The closest 1% standard value is 80.6 Ω.

### Calculating R<sub>7</sub>

R<sub>7</sub> should be chosen such that current fed into the TLV431 regulator (U<sub>2</sub>) is approximately 15 mA. The following equations can be used to find the appropriate value for R<sub>7</sub> and its power dissipation P<sub>R7</sub>:

$$R_7 = \frac{V_{\max} - 2 \text{ V}}{15 \text{ mA}} = \frac{13.9 \text{ V} - 2 \text{ V}}{15 \text{ mA}} = 793 \Omega$$

The closest 1% standard value is 787 Ω.

$$P_{R7} = (V_{\max} - 2 \text{ V}) 15 \text{ mA} = (13.9 \text{ V} - 2 \text{ V}) 15 \text{ mA} = 0.179 \text{ W}$$

Where V<sub>max</sub>, the required maximum output voltage, is given as V<sub>max</sub> = V<sub>float</sub> + 0.5 V = 13.9 V to take into account the 0.5 V drop on the Schottky protection rectifier D<sub>1</sub>.

### Calculating R<sub>8</sub>

R<sub>8</sub> in conjunction with the forward voltage of D<sub>2</sub> gives the minimum output voltage of the converter. To provide ample trim down capability this is set as 6.95 V or half the maximum output voltage.

$$R_8 = \frac{R_{SC} R_9 (V_{\min} V_{\text{ref, SC}} - V_{f, D2} V_{\text{nom}})}{V_{\text{ref, SC}} (V_{\text{nom}} - V_{\min}) R_9 - V_{\min} V_{\text{ref, SC}} R_{SC}}$$

$$= \frac{1 \text{ k}\Omega \times 12.63 \text{ k}\Omega (6.95 \text{ V} \times 1.25 \text{ V} - 0.29 \text{ V} \times 15 \text{ V})}{1.23 \text{ V} (15 \text{ V} - 6.95 \text{ V}) 12.63 \text{ k}\Omega - 6.95 \text{ V} \times 1.23 \text{ V} \times 1 \text{ k}\Omega} = 455 \Omega$$

where:

V<sub>ref, SC</sub> is the 1.23 V reference internal to Vicor's Maxi, Mini and Micro converters

V<sub>nom</sub> is the converter nominal output voltage

R<sub>SC</sub> is an internal pull up resistor on the SC pin of Vicor's Maxi, Mini and Micro converters, see Figure 10

V<sub>min</sub> is the required minimum output voltage

V<sub>f,D2</sub> is the forward voltage of D<sub>2</sub> at approximately 1 mA

The closest 1% standard value is 453 Ω.

### Calculating R<sub>9</sub>

R<sub>9</sub> trims down the module to set the maximum converter output voltage. It can thus be used to set the battery float voltage. This gives:

$$R_9 = R_{SC} \left( \frac{V_{\text{nom}}}{V_{\text{nom}} - V_{\max}} \right) = 1 \text{ k}\Omega \left( \frac{15 \text{ V}}{15 \text{ V} - 13.9 \text{ V}} \right) = 12.63 \text{ k}\Omega$$

where:

V<sub>max</sub> is the maximum output voltage of the converter (V<sub>float</sub> + V<sub>f,D1</sub>)

V<sub>nom</sub> is the nominal output voltage of the converter

R<sub>SC</sub> is an internal pull up resistor on the SC pin of Vicor's Maxi, Mini and Micro converters

The closest 1% standard value is 12.7 kΩ.

### Calculating R<sub>11</sub> and C<sub>2</sub>

The time constant created by R<sub>11</sub> and C<sub>2</sub> controls the start-up behavior of the circuit to reduce overshoot. It should be chosen such that the reference is still low after the 4 ms converter soft start ramp is complete. This suggests a RC product of 10 ms. Letting C<sub>2</sub> = 0.68 μF gives:

$$R_{11} = \frac{10 \text{ ms}}{0.68 \mu\text{F}} = 14.7 \text{ k}\Omega$$

Charger start-up with the above values is shown in Figure 14. The load consists of a partially discharged 12 V lead acid battery.




Figure 14 — Battery charger startup with V48B15C250B, I<sub>charge</sub> = 5 A


## VI-200 / VI-J00 Converters

Designing a battery charger around VI-200 / VI-J00 family converters follows a similar process as for the Maxi, Mini and Micro family. The example below demonstrates a 24 V battery charger with 2.5 A charge current and 26.9 V float voltage to be configured using a VI-JWL-MX converter. The BOM is given in Table 2 and corresponds to the schematic shown in Figure 11.

Ref. Des.	Value	Rating
R <sub>1</sub>	26.1 k $\Omega$	0.25 W
R <sub>2</sub>	0.6 $\Omega$	4.0 W
R <sub>3</sub>	20 k $\Omega$	0.25 W
R <sub>4</sub>	3.09 k $\Omega$	0.25 W
R <sub>5</sub>	1 k $\Omega$	0.25 W
R <sub>6</sub>	698 $\Omega$	0.25 W
R <sub>7</sub>	1.65 k $\Omega$	0.5 W
R <sub>8</sub>	24.3 k $\Omega$	0.25 W
R <sub>9</sub>	698 k $\Omega$	0.25 W
R <sub>10</sub>	49.9 k $\Omega$	0.25 W
R <sub>11</sub>	73.2 k $\Omega$	0.25 W
C <sub>1</sub>	0.47 $\mu$ F	16 V
C <sub>2</sub>	0.68 $\mu$ F	16 V
C <sub>3</sub>	470 pF	100 V
D <sub>1</sub>	Vishay MBR1045 Schottky Rectifier	10 A, 45 V
D <sub>2</sub>	NXP 1PS76SB10 Schottky Diode	200 mA, 30 V
U <sub>1</sub>	National LM10 Op Amp and Reference	–
U <sub>2</sub>	TI TLV431 Shunt Regulator	–
–	Vicor VI-JWL-MX DC-DC Converter	28 V, 75 W

**Table 2** — BOM for 24 V charger using VI-JWL-MX

From the standpoint of current control, the most important differences between VI-200 / VI-J00 converters and the Maxi, Mini and Micro family are in the internal circuitry of the TRIM pin, Figure 15. This leads to changes in the value of the reference voltage and pull-up resistor in the equations for resistors R<sub>8</sub> and R<sub>9</sub>. In addition, the value of R<sub>8</sub> must take into account the 50% trim down capability of most VI-200 / VI-J00 modules, so minimum output voltage (V<sub>min</sub>) is increased to from 50% to 75% of V<sub>max</sub>.



**Figure 15** — Internal connection of TRIM pin of VI-200 / VI-J00 converters

Selection of compensation resistor (R<sub>1</sub>) is modified because of a low-frequency pole introduced into the frequency response by C<sub>trim</sub> and R<sub>trim</sub>, Figure 15. This pole is at 47 Hz two decades lower in frequency than in Maxi, Mini and Micro converters. The low-frequency phase shift caused by the pole requires that a more conservative crossover frequency be used. For this example, 50 Hz is selected which causes R<sub>1</sub> to be increased following the procedure for the Maxi, Mini and Micro family battery charger.

The startup of VI-200 / VI-J00 converters is less tightly controlled than in Maxi, Mini and Micro converters. The time constant of the reference ramp (R<sub>11</sub>, C<sub>2</sub>) has been increased to 50 ms to reduce overshoot on start-up. Circuit V<sub>cc</sub> has been increased to 3 V to comply with the LM10's common mode range. This is necessary, given the larger shunt and reference voltage (1.5 V).

**For more information on current control capabilities, contact Vicor's Applications Engineers at 1-800-927-9474 or vicorpower.com/support/ for worldwide assistance.**

## Vicor Corporation

25 Frontage Road / Andover, MA 01810  
Tel. 978.470.2900 / Fax 978.475.6715 / vicorpower.com  
Applications Engineer 800.927.9474

